AT45DB321C
8. Power-on/Reset State
When power is first applied to the device, or when recovering from a reset condition, the device
will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a
high-to-low transition on the CS pin will be required to start a valid instruction. The mode (Mode
3 or Mode 0) will be automatically selected on every falling edge of CS by sampling the inactive
clock state. After power is applied and V CC is at the minimum datasheet value, the system
should wait 20 ms before an operational mode (DataFlash) is started.
9. System Considerations
The RapidS serial interface is controlled by the serial clock SCK, serial input SI and chip select
CS pins. These signals must rise and fall monotonically and be free from noise. Excessive noise
or ringing on these pins can be misinterpreted as multiple edges and cause improper operation
of the device. The PC board traces must be kept to a minimum distance or appropriately termi-
nated to ensure proper operation. If necessary, decoupling capacitors can be added on these
pins to provide filtering against noise glitches.
As system complexity continues to increase, voltage regulation is becoming more important.
A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash
memories, the peak current for DataFlash occur during the programming and erase operation.
The regulator needs to supply this peak current requirement. An under specified regulator can
cause current starvation. Besides increasing system noise, current starvation during program-
ming or erase can lead to improper operation and possible data corruption.
For applications that require random modifications of data within a sector, please refer to “Auto
Page Rewrite” on page 8 .
Atmel C generation DataFlash utilizes a sophisticated adaptive algorithm during erase and pro-
gramming to maximize the endurance over the life of the device. The algorithm uses a
verification mechanism to check if the memory cells have been erased or programmed success-
fully. If the memory cells were not erased or programmed completely, the algorithm erases or
programs the memory cells again. The process will continue until the device is erased or pro-
grammed successfully.
In order to optimize the erase and programming time, fixed timing should not be used.
Instead, the RDY/BUSY bit of the status register or the RDY/BUSY pin should be
monitored.
17
3387M–DFLASH–2/08
相关PDF资料
AT45DB642-TC IC FLASH 64MBIT 20MHZ 40TSOP
AT88CK9000-8TH CRYPTO PROGRAMMER BOARD 8-TSSOP
AT88SC12816C-MJ IC EEPROM 128KBIT 1.5MHZ M2J
AT88SC25616C-MJ IC EEPROM 256BIT 1.5MHZ M2J
AT88SC3216C-MJ IC EEPROM 32KBIT 1.5MHZ M2J
AT88SC6416C-MJ IC EEPROM 64KBIT 1.5MHZ M2J
AT91EB40A KIT EVAL FOR ARM AT91R40008
AT91EB42 KIT EVAL FOR ARM AT91M42800A
相关代理商/技术参数
AT45DB321C-TI 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7 volt DataFlash
AT45DB321C-TU 功能描述:IC FLASH 32MBIT 40MHZ 28TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M(8Mx32) 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:托盘 其它名称:Q2841869
AT45DB321D 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:2.7V 32Mbit dataflash
AT45DB321D_07 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash
AT45DB321D_08 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash
AT45DB321D_09 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash
AT45DB321D_12 制造商:AD 制造商全称:Analog Devices 功能描述:32Mb, 2.5V or 2.7V DataFlash
AT45DB321D-CCU 功能描述:闪存 32M 2.7-3.6V, 66Mhz Serial 闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel